

mir
6/5/02

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Swee Yew Choe
Assignee: Sun Microsystems, Inc.
Title: METHOD FOR CLOCK CONTROL OF HALF-RAIL
DIFFERENTIAL LOGIC
Serial No.: 09/927,566 Filed: August 9, 2001
Examiner: D. Chang Group Art 2819
Unit:
Docket No.: P-6467

Monterey, CA
May 24, 2002

ASSISTANT COMMISSIONER FOR PATENTS
Washington, D.C. 20231

INFORMATION DISCLOSURE STATEMENT
UNDER §1.97(c) WITH FEE

RECEIVED
JUL -6 2004
TECHNOLOGY CENTER 2800

Sir:

Pursuant to 37 C.F.R. §§ 1.56, 1.97 and 1.98, Applicants wish to call the following documents (a copy of each is enclosed) to the attention of the Examiner:

U.S. PATENT DOCUMENTS

	Document Number	Date	Name
1)	4,247,791	01/27/81	Rovell
2)	5,859,548	01/12/99	Kong

OTHER DOCUMENTS:

1)	Choe et al., "Dynamic Half Rail Differential Logic for Low Power", IEEE 1997, pages 1936 to 1939
----	--

2)	Jung et al., "Modular Charge Recycling Pass Transistor Logic (MCRPL)", Electronics Letters, 2nd March 2000 Vol. 36 No.5, March 2, 2000, Pages 404 to 405
3)	Kong et al., "Charge Recycling Differential Logic for Low-Power Application", ISSC96 secession 18, IEEE 0-780331962/98, 1998, Pages 302 to 448
4)	Choe et al., "Half Rail Differential Logic", ISSCC97/Secession 25/Processors and Logic/Paper SP 25.6 IEEE 0-7803-3721-2/97, 1997, pages 420 to 421, 336 to 337 and 489
5)	Won et al., "Modified Half Rail Differential Logic for Reduced Internal Logic Swing", IEEE 0-7803-4455-3/98, 1998, pages II-157 to II-160
6)	Kong et al., "Charge Recycling Differential Logic (CRDL) for Low-Power Application", IEEE Journal of Solid-State Circuits, Vol. 31, No. 9, September 1996, pages 1267 to 1276

A PTO form 1449 listing these documents is enclosed.

Citation of the above documents shall not be construed as:

1. an admission that the documents are necessarily prior art with respect to the instant invention;
2. a representation that a search has been made, other than as described above; or
3. an admission that the information cited herein is, or is considered to be, material to patentability as defined in § 1.56(b).

Enclosed is a check to the Commissioner of Patents and Trademarks for \$180.00, which is the fee specified in 37 C.F.R. 1.17(p).

The Commissioner is hereby authorized to charge any additional fees required for consideration of this Information

Disclosure Statement, and to credit any overpayment of fees to
Deposit Account No. 50-0553.

CERTIFICATE OF MAILING

I hereby certify that this correspondence
is being deposited with the United States
Postal Service with sufficient postage as
first class mail in an envelope addressed
to: Assistant Commissioner for Patents,
Washington, D.C. 20231, on May 24, 2002.



Attorney for Applicant(s)

May 24, 2002
Date of Signature

Respectfully submitted,



Philip J. McKay
Attorney for Applicant(s)
Reg. No. 38,966
(831) 655-0880

Form PTO-1449

**INFORMATION DISCLOSURE CITATION
IN AN APPLICATION**

(Use several sheets if necessary)

Atty Docket No.

P-6467

Serial No.

09/927,566

Applicant(s)

Swee Yew Choe et al.

Filing Date

August 9, 2001

Group

2819

U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	AA	4,247,791	01/27/81	Rovell	307	238	04/03/78
	AB	5,859,548	01/12/99	Kong	326	113	07/31/96
	AC						
	AD						
	AE						
	AF						
	AG						
	AH						
	AI						
	AJ						
	AK						

FOREIGN PATENT DOCUMENTS

							Translation	
		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO
	AL							
	AM							
	AN							
	AO							
	AP							

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	AR	Choe et al., "Dynamic Half Rail Differential Logic for Low Power", IEEE 1997, pages 1936 to 1939
	AS	Jung et al., "Modular Charge Recycling Pass Transistor Logic (MCRPL)", Electronics Letters, 2nd March 2000 Vol. 36 No.5, March 2, 2000, Pages 404 to 405
	AT	Kong et al., "Charge Recycling Differential Logic for Low-Power Application", ISSC96 secession 18, IEEE 0-780331962/98, 1998, Pages 302 to 448

Examiner

Date Considered

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

Form PTO-1449

**INFORMATION DISCLOSURE CITATION
IN AN APPLICATION**

(Use several sheets if necessary)

Atty Docket No.

P-6467

Serial No.

09/927,566

Applicant(s)

Swee Yew Choe et al.

Filing Date

August 9, 2001

Group

2819

U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	AA						
	AB						
	AC						
	AD						
	AE						
	AF						
	AG						
	AH						
	AI						
	AJ						
	AK						

FOREIGN PATENT DOCUMENTS

							Translation	
		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO
	AL							
	AM							
	AN							
	AO							
	AP							

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

AR	Choe et al., "Half Rail Differential Logic", ISSCC97/Secession 25/Processors and Logic/Paper SP 25.6 IEEE 0-7803-3721-2/97, 1997, pages 420 to 421, 336 to 337 and 489
AS	Won et al., "Modified Half Rail Differential Logic for Reduced Internal Logic Swing", IEEE 0-7803-4455-3/98, 1998, pages II-157 to II-160
AT	Kong et al., "Charge Recycling Differential Logic (CRDL) for Low-Power Application", IEEE Journal of Solid-State Circuits, Vol. 31, No. 9, September 1996, pages 1267 to 1276

Examiner

Date Considered

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

ASSISTANT COMMISSIONER FOR PATENTS
WASHINGTON, D.C. 20231

Applicant(s): Swee Yew Choe et al.
Assignee: Sun Microsystems, Inc.
Title: METHOD FOR CLOCK CONTROL OF HALF-RATE
DIFFERENTIAL LOGIC
Serial No.: 09/927,566
Filed: August 9, 2001
Atty Docket No: P-6467



Enclosed are:

- 1) Return Receipt Postcard;
- 2) Check for \$180.00 for IDS fee;
- 3) Information Disclosure Statement Under \$1.97(c) With Fee
(3 pages) with copy of each reference cited (8 total);
and
- 3) PTO Form 1449 (2 page).

Mailed May 24, 2002

Gunnison, McKay & Hodgson, L.L.P.
Garden West Office Plaza, Suite 220
1900 Garden Road
Monterey, CA 93940



RECEIVED

JUN 13 2002

Gunnison, McKay & Hodgson, L.L.P.

Gunnison, McKay & Hodgson, L.L.P.
Garden West Office Plaza, Suite 220
1900 Garden Road
Monterey, CA 93940



GUNNISON, McKAY & HODGSON, L.L.P.

GARDEN WEST OFFICE PLAZA, SUITE 220

1900 GARDEN ROAD

MONTEREY, CA 93940

831-655-0880

WELLS FARGO BANK

11-4288-1210

3138

05/24/2002

PAY TO THE

ORDER OF Commissioner of Patents and Trademarks***** \$ **180.00

One hundred eighty and no/100*****

DOLLARS

IDS Fee, Attorney Docket No.

MEMO P-6467; Serial No. 09/927,566

⑈003138⑈ ⑆121042882⑆0299874453⑈



GUNNISON, McKAY & HODGSON, L.L.P.

3138

Date: 05/24/2002

Amount *180.00

PAYEE: Commissioner of Patents and Trademarks*****

AMOUNT: One hundred eighty and no/100*****

MEMO: IDS Fee, Attorney Docket No.

P-6467; Serial No. 09/927,566

GUNNISON, McKAY & HODGSON, L.L.P.

3138

Date: 05/24/2002

Amount *180.00

PAYEE: Commissioner of Patents and Trademarks*****

AMOUNT: One hundred eighty and no/100*****

MEMO: IDS Fee, Attorney Docket No.

P-6467; Serial No. 09/927,566